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Abstract9
Directional detection of galactic Dark Matter requires 3D reconstruction of low10
energy nuclear recoils tracks. A dedicated acquisition electronics with auto trig-11
gering feature and a real time track reconstruction software have been developed12
within the framework of the MIMAC project of detector. This auto-triggered13
acquisition electronic uses embedded processing to reduce data transfer to its14
useful part only, i.e. decoded coordinates of hit tracks and corresponding energy15
measurements. An acquisition software with on-line monitoring and 3D track16
reconstruction is also presented.17
1. Introduction18
Directional detection is a promising search strategy of galactic Dark Matter.19
The idea is to take advantage on the rotation of the Solar system around the20
galactic center to show a direction dependance of WIMP signals, which should21
then be clearly discriminated from background ones [1, 2, 3, 4, 5]. Recently, a22
statistical map-based analysis has been developed [6], showing for the first time23
the possibility to extract from data samples of forthcoming directional detec-24
tors, both the main direction of the incoming events, thus proving the galactic25
origin of the signal, and the number of WIMP events contained in the map.26
Several directional detectors are being developed and/or operated : MIMAC [7],27
DRIFT [8], NEWAGE [9], DM-TPC [10]. A detailed overview of the status of28
experimental efforts devoted to directional dark matter detection may be found29
in [11]. A common issue amongst these detectors is the fact that directional30
detection requires track reconstruction of recoiling nuclei down to low energies31
(a few keV). This can be achieved with low pressure gaseous detectors [12] and32
several gases have been suggested : CF4,
3He+C4H10 or CS2. Ideally, recoiling33
tracks should be 3D reconstructed [4] with sense recognition [13, 14].34
The MIMAC (MIcro tpc MAtrix of Chambers) collaboration [7] is planning35
to build a multi-target detector, composed of a matrix of gaseous micro-TPC36
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detectors. A pixelized bulk Micromegas [15] is used in order to perform a 3D re-37
construction of few mm tracks. It is segmented in 350 µm pixels associated to a38
dedicated ASIC previously described [16]. Indeed, the coordinates in the anode39
plane (x and y coordinates) are reconstructed by collecting primary electrons40
produced in the drift region with an electric field (≤1 kV/cm) and amplified in41
the avalanche region (20→ 80 kV/cm). The track of the recoil is thus projected42
on the anode, providing 2D information. As stated above, 3D track reconstruc-43
tion is needed for directional detection of dark matter. This is achieved by44
sampling the anode signal every 25 ns. Knowing the electron drift velocity, in-45
formation on the third coordinate is retrieved.46
47
To demonstrate the relevance of the concept, a specific acquisition electronic48
has been developed in order to equip a prototype detector featuring an anode49
of 3.36 × 3.36 cm2 where 2 × 96 strips are monitored with these ASICs. This50
auto-triggered acquisition electronic uses embedded processing to reduce data51
transfer to its useful part only, i.e. decoded coordinates of hit tracks and corre-52
sponding energy measurements. To be fully exploited, an acquisition software53
with on-line monitoring and track reconstruction has been written.54
55
This paper is organised as follows : section 2 presents the hardware de-56
sign, emphasizing on the front end digital interface (FPGA) implemented on57
the acquisition board. Then the acquisition software and the 3D reconstruc-58
tion strategy are presented in section 3. Eventually, experimental results are59
presented in section 4.60
2. Hardware design and architecture61
2.1. Overview of the MIMAC acquisition board62
As shown on figure 1, the acquisition board is composed of 12 front end63
ASICs, 6 for each coordinate (X and Y). The data processing was split in 364
FPGA, one for each side and one for merging the data. The LVDS serial links65
are directly connected to the XY FPGA, which de-serializes the ASIC com-66
parators data. Then the XY FPGA processes each ASIC position data for67
suppressing the zeros, decoding the coordinates and assembling them with the68
data coming from the neighbouring ASICs. At the end of the processing, the69
data in the first level FPGA are time sorted and placed in a data buffer (called70
position buffer).71
The two analogue outputs of each ASIC go through peak detectors in order to72
find the maximum amplitude of the shaper signals. Each high gain peak de-73
tector is equipped with a comparator whose threshold is tuned by a DAC. The74
ADC readout is automatically performed by the XY FPGA for each group of75
16 strips when some track has been detected and if the amplitude of the signal76
went above the threshold. As for the position data, the energy data are time77
sorted and placed in a data buffer.78
At this stage, for both channels (position and energy), 2 data sources are avail-79
able: one for the X coordinate and an other for the Y coordinate. The merger80
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Figure 1: Block diagram of the MIMAC acquisition board
FPGA is in charge of concatenating them in a time sorted way and make them81
available for data readout. An Ethernet ready micro-controller configured as a82
TCP socket server is used as a communication link with the acquisition com-83
puter. It is at the same time used as the slow control interface for:84
• remote configuration of the FPGA (this allows easy upgrades of the firmwares)85
• tuning the energy measurement thresholds86
• tuning the strips discriminators thresholds87
In the following, we describe the various components of the acquisition board.88
2.2. Front end ASICs89
As a preliminary building block for the MIMAC (MIcro tpc MAtrix of Cham-90
bers) framework a front ASIC was developed [16]. These chips were designed to91
monitor 16 strips of pixels with low noise charge pre-amplifiers and to provide92
in real time their time over threshold.93
The comparator outputs are coupled to a data serializer with a compression94
ratio of 8 in order to reduce consumption and connectivity. Indeed, for the95
first phase of the MIMAC project, following this prototype phase, the goal96
is to equip an 20 cm × 20 cm anode featuring 1024 strips). De-serializing97
these data provides a picture of the strips of pixels at a 40 MHz rate. Then,98
providing the electron drift velocity in the gas mixture the third coordinate of99
the track is reconstructed by using consecutive samples of the strips of pixels.100
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The thresholds are individually tuned by 5 bit current DACs.101
For providing a mean to measure the total energy released in the ionisation102
channel by the incident particle, the sixteen pre-amplifier outputs are summed103
and provided in two gains via two shapers. More details may be found in [16].104
2.3. Energy measurement with peak detectors105
Each ASIC shaper output is connected to a peak detector (fig. 2) which is106
designed to memorise the maximum amplitude when enabled. Both high and107
low gain analogical values are digitized by ADCs when the shaper high gain108
output goes back below the threshold programmed by a DAC (comparator part109
not shown on fig. 2). The first stage amplifies and inverts the negative input
Figure 2: Block diagram of the peak detector used for the energy measurement.
110
signal to deliver a positive signal to the second stage. As long as this signal111
increases, the feedback diode stays in conduction mode and the capacitor volt-112
age follows the signal. Once the maximum amplitude is reached, i.e. when the113
shaper signal starts to decrease, the feedback diode switches in blocking mode114
and thus, the peak amplitude is kept in the capacitor. At this stage, the peak115
detector amplifier toggles to non linear mode. An anti-saturation loop is imple-116
mented in order to maintain the peak detector amplifier differential input to a117
minimum value. Indeed one of the bipolar amplifier drawbacks is the fact that118
they exhibit a dramatic input leakage current increase when input differential119
voltage increases, which would compromise the analogue memorisation func-120
tion. The reset signal is used to disable the peak search and also to discharge121
the capacitor at the end of the conversion. Bipolar operational amplifiers were122
chosen for implementation as it was required to work with low voltage supplies123
and thus having rail to rail input amplifiers was mandatory.124
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2.4. Front end digital interface: XY FPGA125
The XY FPGA 1 is composed of two parts. The first one, identical for each126
ASIC, deserializes the data and performs the local triggering, ADC readout and127
local data buffering. The second one is in charge of data time sorting and coor-128
dinate decoding.129
The deserializer is designed to allow operation with low performance FPGA by130
using two shifters working on opposite edges at half of the incoming data fre-131
quency (figure 3). The sampling phase is adjusted by setting the DCM (Digital132
Clock Manager provided in Xilinx FPGAs) to the appropriate value by slow133
control.134
The ASIC management is detailed on figure 4. The deserializer first provides
8 bit register
4
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Figure 3: Block diagram of the low cost deserializer
135
data for the local triggering (an OR of the 16 channels), when a trigger is found,136
a copy of the free running time counter is inserted in the raw position memory,137
meanwhile the strip data are delayed by one clock cycle to allow this. After the138
time count is written in the memory, the strip data are pushed in the memory139
while the stop condition is not fulfilled. Experimental results show that primary140
electron distribution can be non continuous and therefore strips can be untrig-141
gered for a short amount of time. The stop condition is therefore no trigger on142
the monitored channel for more than n clock cycles. This value can be adjusted143
by slow control.144
The memory depth is a key issue. It has to be dimensioned in order to cope145
with long tracks like alpha particle, because readout is performed at a much146
slower speed than the memory writing. For instance, in 3He at 350 mbar the147
drift speed is 16 µm/ns, so an alpha particle arriving orthogonally to the anode148
1so called because the processing is identical on the X and Y side
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Figure 4: Block diagram of the ASIC management logic
will use
15 cm
16 µm/ns
× 40 MHz ≃ 375 memory cells. Then, each position word in149
memory can potentially be decoded as 16 valid positions. The memory blocks150
used in the FPGA are several times larger than this value.151
The trigger is also used by the energy measurement channel. When detected,152
the ADC readout system saves the trigger date and waits until a peak is de-153
tected within a predefined time limit (shaping time). If none is detected, a null154
value is inserted in the energy memory in order to keep raw position memory155
and raw energy memory aligned and facilitate later reconstruction. The raw156
energy memory is smaller, because for a full particle track only one amplitude157
will be coded in two gains. Distributed RAM is sufficient for this task.158
Once all data are stored in local buffers, the next step is to assemble them with159
the data originating from other ASICs. This operation is done by Finite State160
Machine (FSM), like the one used for sorting the position data (figure 5). The161
only difference with the one used for sorting the energy data is the position162
decoding (scan word state), each bit at one in position word is decoded as a163
strip number. Starting from the idle state, the FSM waits for the first ASIC164
(or group) to present data. When it is the case, the current date is saved and165
the position decoding is performed. Then the FSM looks if an other group166
presents position data marked with the same date, if yes the data are decoded167
and appended to the output buffer in the same time slot, if not the time slot is168
closed and the search for a new time slot continues. At this stage, 2 possibilities169
remain:170
• no more data are available and the FSM returns to IDLE171
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• data are still available and the earliest data has to be found172
For that, a scan of the dates is made (seek next group) in order to find the173
first ASIC in time. This scanning is complexified by the fact that the time174
counter has a short span (13 bit which corresponds to ∼1.31 ms), therefore it is175
performed in 2 stages. First the search is performed from the current date up176
to the maximum counter value, and if not successful, the current date is set to177
zero and the searching is performed again until the group is found (check roll178
over state).179
Position data and energy data are stored in separate buffers (see template in180
table 1). Both tables are organised in order to optimize bit usage and therefore181
data are encoded on 16 bit. For a specific time-stamp, all useful position or182
energy data are grouped under a unique TAG. The time slice is closed by the183
End of TAG label.184
bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TAG 0 date
position DATA n 1 0 ASIC # strip #
energy DATA n 1 0 ASIC # ADC value
End of TAG 1 1 unused
Table 1: Organisation of the 16 bit words containing position or energy information.
2.5. FPGA merger185
This FPGA is in charge of merging the data from the X and Y side. For186
this task, it is working similarly to the sorting FSM of the XY FPGA, the only187
difference being the fact that only 2 data producers are managed instead of188
6. Once the data are processed, they are stored in large buffers. They can be189
accessed directly for readout by the Ethernet micro-controller. Also, being the190
direct interface with the micro-controller, it is used as the slow control interface191
for:192
• Enabling or disabling an ASIC193
• Activating the calibration mode. In this mode a constant pattern is sent194
by the ASICs and for reducing the data amount, only one out of 65536195
triggers is accepted.196
• Configuring the energy channel thresholds197
2.6. Ethernet interface198
This interface is based on a 32 bit micro controller, using a flash memory199
and 16 MB of SDRAM. Its purpose is to provide an easy computer interface200
and to test the possibility for multi chamber acquisition.201
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At power up, a TCP socket server service is started and the acquisition computer202
(the client) can open a socket and communicate with the hardware via a custom203
protocol. It is used for slow control and acquisition, they are implemented in 2204
threads. When in run mode, the acquisition thread is resumed and start polling205
the empty flags of the position and energy buffers, once a non empty flag is206
found, the corresponding fifo level is read. Then the appropriate number of207
readout is made and the data are transmitted through the socket with a header208
specifying the data type and count.209
In order to allow flexibility and easy prototyping, the micro-controller firmware210
is the only one resident on the electronic board and the 3 FPGA are remotely211
reconfigured at each start up via the TCP socket.212
3. Acquisition software213
The acquisition software was developed in C++ and coded to allow operation214
on Linux and Windows platforms. In order to keep a good separation between215
functionalities, it is built with three different parts as described below.216
3.1. Software driver217
The low level driver is in charge of providing low level functions for con-218
trolling the hardware and managing the acquisition. It features a platform219
independent non blocking socket client manager, routine for reading FPGA220
configuration file and remotely configuring them, methods for interpreting po-221
sition and energy threshold files and set DAC values.222
For a proper tuning of the serializers sampling phase, a scanning algorithm is223
also provided. Basically, it puts the hardware in calibration mode (in order224
to significantly decrease the trigger rate), validate one ASIC at a time and try225
every possible value of de-phasing (256 values) and record the results of the226
reception of a known test pattern. The test pattern is supposed to be received227
correctly many thousand times in order to consider that the sampling phase228
is correct for the selected ASIC. When the stability range common to the 12229
ASICs has been determined, the mean value is computed and transferred to the230
XY FPGA.231
The data acquisition has to be performed with a blocking call method (returns232
only when the required number of bytes are read or when a time out occurs).233
This function reads data frame received from the socket and separates them be-234
tween energy and position. They are then pushed in 2 STL (Standard Template235
Library) queues. The readout is performed this way, because the electronic pro-236
cessing time from particle interaction to data available in computer varies with237
energy and position data path.238
3.2. Acquisition thread and event building239
The acquisition is performed in a thread loop, with the software driver and240
Qt framework [17]. The algorithm of the event building is depicted on figure241
6. When the thread is awaken, it starts looping on the data readout method242
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provided by the software driver. As soon as both position and energy queues243
are not empty any more the event building processing part starts.244
In order to properly assemble an event, the position queue is processed first in245
order to find out when it starts and when it stops. All triggered strips with246
dates separated by less then the allowed number of empty clock ticks are kept247
as member of the same event. But as soon as the date of the currently processed248
triggered strips jumps from more than the allowed number of clock ticks, it is249
considered to be a member of the next event and the current event position250
retrieval is finished. At this stage the event start date and duration are known251
and the corresponding energy data may be found in the energy queue. In other252
word, the continuous triggering of the anode defines an event.253
254
3.3. Individual strip threshold calibration255
In order to operate correctly a MIMAC prototype equipped with the ASIC256
described, each strip threshold has to be properly tuned. This task would be257
cumbersome if not automated, especially when the aim is to monitor 1024 strips258
per chamber. Therefore an automated calibration method was developed and259
tested with the prototype.260
The procedure is to shut down all high voltage applied to the chamber in order261
to have no real events and to try to find the best DAC setting that will put the262
thresholds just above noise. This is done by running short acquisitions (∼ 15 s)263
with each settings until the good one is found.264
First the calibration algorithm will start with all thresholds set at their maxi-265
mum values and try to decrease them as long as each individual strip doesn’t266
trigger (all strip thresholds are tuned at the same time). When a strip has267
reached its lowest threshold, it is marked as such. But since there is some268
crosstalk on the board, a second phase is necessary. It has been observed that,269
when other thresholds lower, some noise is generated on the acquisition board270
and picked again by the strips whose threshold were marked as tuned. So in the271
second step, the threshold is increased, one digit at a time, until the triggering272
is stopped. The chamber is declared calibrated when all strip thresholds are273
marked as having reached their minimum value and no more trigger is counted274
in the acquisition.275
3.4. Graphical interface and event display276
As stated above, the readout is performed in 2D with strips of pixels, which277
means that an event is considered as valid if, for a given time slot, at least one278
strip of pixels in each dimension (X and Y) is fired. When such a coincidence279
happens, the position of the fired pixels can be evaluated as the intersection of280
the fired X strips and Y strips. Each time slot gives access to a 2D slice of the281
track, and each slice following each other will lead to a 3D track.282
Once an event is built by the 3D reconstruction algorithm, it has to be283
displayed with a visualization software both in online and offline modes. This284
real-time visualisation software allows to monitor several parameters of the de-285
tector during a run, such as the energy deposit, the position of the interaction286
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and the length of the track. Real-time access to these information offers the287
possibility to adjust the detector parameters, such as the gas pressure, anode288
and micro-mesh voltages or the electronic thresholds in order to reach optimized289
working conditions during an acquisition run. Furthermore, the event display290
software enables the testing and debugging of the reconstruction software and291
the analysis strategy in an offline mode.292
To meet these specifications, a visualization tool mainly based on the Qt [17]293
and ROOT [18] framework was developed. Qt offers a well documented user294
interface framework implemented in C++. A third interface layer nammed “Qt295
layer” [19] was used to build the application software.296
The user interface of the online software is segmented in several tabs:297
• one dedicated only to acquisition process: automated calibration, start/stop298
runs299
• another tab displays the energy spectrum (both in low and high gain) in300
real time301
• Event display, used also in offline mode, provides projection of the 3D302
track303
As shown on figure 7, the main canvas of the event display panel is segmented304
in 4 panels:305
• the top left panel represents a 2D view of the event, as seen by the anode306
(XY projection)307
• the top right panel shows the evolution of the number of fired strips versus308
time, for the X side (solid line curve) and the Y side (dashed line curve)309
• the bottom pads represent projections of the track on the XZ plane (left310
panel) and YZ plane (right panel)311
Event by event display of the projected 3D track (XY, XZ and YZ his-312
tograms) is provided by the visualisation software. Whether in online or offline313
mode, the list of event to display can be adjusted through several criterion like:314
number of images (equivalent to length along Z axis), energy deposit or even a315
combination of those.316
4. Experimental results of the MIMAC Data AcQuisition317
As required by the specifications, the MIMAC DAQ is able to reconstruct318
3D tracks of nuclear recoils and electrons between a few keV and hundreds of319
keV.320
First experimental results were obtained with a 5.9 keV X-ray source (55Fe)321
producing 5.9 keV electrons in a 350 mbar 4He + 5% C4H10 mixture used as322
detection medium. These electron tracks (figure 9) have a specific length over323
energy ratio and will be typical background events in the final MIMAC dectector324
designed to detect dark matter in an underground laboratory.325
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Ultimately, the goal of MIMAC is to reconstruct recoil tracks of nuclei in326
3D. In order to test the MIMAC prototype associated to the dedicated ac-327
quisition electronics with nuclei recoils, the detector was placed in front of a328
mono-energetic neutron beam at the Amande facility [20]. Depending on the329
target gas used, recoils of hydrogen ions, helium ions or event fluorine ions were330
reconstructed [21].331
For instance, on figure 8, a 100 keV proton recoil obtained in a 350 mbar332
4He + 5% C4H10 mixture is displayed in three dimensions. Left panel presents333
the raw 3D track, ie images of the anode in each z slice. Right panel presents334
the barycentre of each z slice. This shows the possibility to achieve 3D track335
reconstruction of recoiling nuclei in low pressure gaseous TPC. Figure 9 presents336
the same views of 5.9 keV electrons, highlighting the possibility to reach low337
energies with this technique. This last event is of crucial interest as it features a338
typical background event for Dark Matter search. A comprehensive study of an-339
gular resolutions obtained with this 3D reconstruction method will be presented340
in a forthcoming paper [22]. This dedicated acquisition electronics associated341
with 3D reconstruction software offers a major breakthrough towards 3D recon-342
struction of low energy tracks, thus opening great opportunities for directional343
Dark Matter search [21].344
5. Conclusion345
A dedicated acquisition electronics with auto triggering feature and a real346
time track reconstruction software have been developed within the framework347
of the MIMAC project of detector. It has been shown by experimental results,348
that the MIMAC ASIC [16], the prototype acquisition board (fig. 10) and soft-349
ware coupled together offer great possibilities for 3D track reconstruction and350
ultimately for directional dark matter detection.351
352
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Figure 5: Description of the finite state machine (FSM) used for position data sorting
12
Figure 6: Event building algorithm embedded in the acquisition thread
13
Figure 7: Snapshot of the event display tab of the MIMAC real-time visualization software.
Top left panel represents a 2D view of the event, as seen by the anode (XY projection). Top
right panel shows the evolution of the number of fired strips versus time, for the X side (solid
line curve) and the Y side (dashed line curve). Bottom pads represent projections of the track
on the XZ plane (left panel) and YZ plane (right panel)
14
Figure 8: 100 keV H recoil in a 350 mbar 4He+ 5% C4H10 mixture: left panel represents the
raw 3D track while the right panel shows barycentres of each time slice
Figure 9: 5.9 keV electron recoil in a 350 mbar 4He + 5% C4H10 mixture (barycentre on the
right panel)
15
Figure 10: Picture of the 260 mm × 246 mm MIMAC acquisition board. Ethernet interface
board and connectors are missing on this view. X side of the dectector is connected on the
top connector and Y side on the bottom one. The 2× 6 ASIC are fed by the connectors. In
the middle the 3 FPGA perform the processing.
16
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